Skip to content

Acronyms

Acronym Term
ALCC ASCR Leadership Computing Challenge
ALCF Argonne Leadership Computing Facility
AMD Advanced Micro Devices
API Application Programming Interface
ASCR Advanced Scientific Computing Research
ASIC Application-Specific Integrated Circuit
CLI Command Line Interface
CPU Central Processing Unit
CSL Cerebras System Language
CUDA Compute Unified Device Architecture
DFT Density Functional Theory
DGX Data Center Graphics Accelerator (NVIDIA)
DOE Department of Energy
DPC Data Parallel C++
DRAM Dynamic Random-Access Memory
DTN Data Transfer Node
FFT Fast Fourier Transform
FIFO First In, First Out
FLOPS Floating Point Operations Per Second
FPGA Field-Programmable Gate Array
GCC GNU Compiler Collection
GDB GNU Debugger
GEMM General Matrix Multiply
GPU Graphics Processing Unit
GTL GPU Transfer Library (HPE Cray)
HBM High Bandwidth Memory
HDR High Data Rate (InfiniBand)
HPC High Performance Computing
HPCM HPE Performance Cluster Manager
HPE Hewlett Packard Enterprise
HSI High-Speed Interface
I/O Input/Output
INCITE Innovative and Novel Computational Impact on Theory and Experiment
IPEX Intel Extension for PyTorch
IPU Intelligence Processing Unit
ITEX Intel Extension for TensorFlow
JIT Just-In-Time (compilation)
LAPACK Linear Algebra Package
LAMMPS Large-scale Atomic/Molecular Massively Parallel Simulator
LDAP Lightweight Directory Access Protocol
LLM Large Language Model
MFA Multi-Factor Authentication
MIG Multi-Instance GPU (NVIDIA)
MKL Math Kernel Library
MPI Message Passing Interface
MPS Multi-Process Service (NVIDIA)
MTBF Mean Time Between Failures
NAMD Nanoscale Molecular Dynamics
NCCL NVIDIA Collective Communications Library
NFS Network File System
NIC Network Interface Card
NLP Natural Language Processing
NUMA Non-Uniform Memory Access
NVME Non-Volatile Memory Express
OFI Open Fabric Interface
OpenMP Open Multi-Processing
OS Operating System
OTP One-time Password
PALS Parallel Application Launch Service (HPE Cray EX)
PBS Portable Batch System
PCI Peripheral Component Interconnect
PHB PCIe Host Bridge
PMIx Process Management Interface for Exascale
QMC Quantum Monte Carlo
QMCPACK Quantum Monte Carlo Package
RAID Redundant Array of Independent Disks
RAM Random Access Memory
RBC Red Blood Cells
RDMA Remote Direct Memory Access
RDU Reconfigurable Dataflow Unit
RPC Remote Procedure Call
SCM Source Control Management
SDK Software Development Kit
SFTP SSH File Transfer Protocol
SIMD Single Instruction, Multiple Data
SIMT Single Instruction, Multiple Threads
SMT Simultaneous Multithreading
SPMD Single Program, Multiple Data
SSD Solid State Drive
SSH Secure Shell
SSO Single Sign-On
SYCL Single-source heterogeneous programming using C++
TCP Transmission Control Protocol
TDP Thermal Design Power
TOPS Tera Operations Per Second
UAN User Access Node
UCX Unified Communication X
UPI Ultra Path Interconnect
URL Uniform Resource Locator
USM Unified Shared Memory
UUID Universally Unique Identifier
VASP Vienna Ab initio Simulation Package
VCS Version Control System
VMC Variational Monte Carlo
VNC Virtual Network Computing
XALT System tracking of users codes on clusters
XLA Accelerated Linear Algebra
XPU Any Processing Unit (CPU, GPU, FPGA, ASIC) in Intel's heterogeneous computing strategy